

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO Box 1450 Alexandria, Virginia 22313-1450 www.unpto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/825,426	04/16/2004	Han Sang Lee	8733.1033.00-US	9939
90827 - 7599 - 11/09/2010 MCKENNA LONG & ALDRIDGE LLP 1900 K STREET, NW			EXAMINER	
			MA, CALVIN	
WASHINGTON, DC 20006			ART UNIT	PAPER NUMBER
			2629	
			MAIL DATE	DELIVERY MODE
			11/09/2010	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Application No. Applicant(s) 10/825 426 LEE ET AL. Office Action Summary Examiner Art Unit CALVIN C. MA 2629 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 26 August 2010. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-7 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) _____ is/are allowed. 6) Claim(s) 1-7 is/are rejected. 7) Claim(s) _____ is/are objected to. 8) Claim(s) _____ are subject to restriction and/or election requirement. Application Papers 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are; a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abevance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.

1) Notice of References Cited (PTO-892)

Paper No(s)/Mail Date

Notice of Draftsperson's Patent Drawing Review (PTO-948)

Information Disclosure Statement(s) (FTO/SB/08)

Attachment(s)

Interview Summary (PTO-413)
Paper No(s)/Mail Date.

6) Other:

5) Notice of Informal Patent Application

Art Unit: 2629

DETAILED ACTION.

Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability hall not be negatived by the manner in which the invention was made.
- Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Komiya (US Pub: 2002/0158587) in view of Kochevar (US Patent: 2890332), Gao et al. (US Pub: 2002/0051893), and Miyazawa et al. (US Patent: 6858991).

As to claim 1, Komiya (Fig. 5) teaches an electro-luminescence (EL) display, include:

a plurality of drive voltage supply lines (e.g., plurality power lines connected to each of pixel in vertical direction from power source PVDD);

a plurality of compensation voltage supply lines (e.g., lines connect to VEE);

EL cells (EL) at each crossing of a plurality of data lines and a plurality of gate lines in a matrix (see Fig. 5), wherein the EL cells emit light in response to currents applied from the drive voltage supply lines (e.g., when TFT2 is on, an electrical current flows from source PVDD into EL: see [00341).

driving thin film transistors (TFT2) connected between the EL cells and compensation voltage supply lines that control the current applied to the EL cells;

Art Unit: 2629

connection between N-1 th compensation voltage supply line (e.g., second VEE line) and a control terminal of the driving TFT and a control terminal of the driving TFT (e.g., TFT2) connected to the Nth compensation voltage (e.g., VEE line of second row), to apply a voltage to the driving TFT connected to the Nth compensation voltage supply line (e.g., TFT2) there by compensating for change of threshold voltage of the driving TFT when a scan pulse is supplied to the N-1 th gate line, wherein the bias switch is controlled by the scan pulse supplied to the N-1 gate line (e.g., gate line 1, see Fig. 5).

However Komiya does not teach a bias switch but rather uses a conventional switch to operate the compensation mechanism between the adjacent gate lines and the pixel structures (see Fig. 5), Kochevar teaches a bias switch as a function circuit component having the capability to be adapted by any electric system (i.e. the demonstration of the working parameter of the bias switch and its implementation within a display system as a complete component) (see Kochevar Fig. 1, Col. 1, Lines 15-45).

Therefore it would have been obvious for one of ordinary skill in the art at the time the invention was made to have used the bias control circuitry of Kochevar to control the switching circuitry in Komiya (i.e. the bias switch for the N-1 line where bias voltage is applied to the EL circuit) in order to expand the possibility of circuitry implementation of applying biased voltage control (see Kochevar Col. 1, Lines 15-45).

However Komiya and Kochevar does not explicitly teach a negative bias voltage, Gao et al. teaches a negative bias voltage can be used in a context of OLED design (i.e. the -3.5 V ITO material is taught by Gao to create superior performance in the OLED driving system) (see Gao [0081]).

Art Unit: 2629

Therefore it would have been obvious for one of ordinary skill in the art at the time the invention was made to have used the negative bias voltage of Gao in the bias voltage control of Kochevar as this crease superior performance in the OLED system (see Gao [0081]).

Komiya, Kochevar, and Gao does not explicitly teach the plurality of compensation supply lines and a plurality of gate lines as separately addressed, but rather teaches the plurality of compensation supply lines and gate lines having the same connection pattern. Miyazawa teaches the plurality of compensation supply lines and a plurality of gate lines where the voltage are individually applied (i.e. the red, green and blue voltage of the power supply line and fed into the individual gate lines) (see Fig. 10, Col. 20, Lines 10-42).

Therefore, it would have been obvious for one of ordinary skill in the art to have applied the three color individualized voltage control of Miyazawa to the EL display control circuitry of Komiya in order to set the optimum value for each of the EL color to increase display quality (see Miyazawa Col. 21, Lines 62-67).

As to claim 2, Komiya teaches a switching thin film transistor (TFT1), connected to the gate line (e.g., Discharge gate line 2), the data line (e.g., data line 1) and the control terminal of the driving TFT (e.g., TFT4); and a storage capacitor connected between the compensation voltage supply line (e.g., VEE line) and the control terminal of the driving TFT (e.g., TFT 2).

Art Unit: 2629

As to claim 3, Komiya teaches wherein the bias switch includes a control terminal connected to the N-1 th gate line (e.g., gate line 1); a first input terminal connected to the N-1 th compensation voltage supply line (e.g., the first top VEE); and

a second input terminal connected to the control terminal of the driving TFT that is connected to the Nth compensation voltage supply line (e.g., the bias switch 31 is connected to the next gate line which reside between the two neighboring cell) (see Komiya, Fig. 5, [0043], [0044]).

Claims 4-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over
Komiya in view of Kochevar, Gao et al. and Miyazawa, as applied in claims 1-3, further in view of Morosawa (US Pub: 2006/0139251).

As to claim 4, note the discussion claim 1 above, Komiya, Kochevar, Gao, and Miyazawa teaches plurality of compensation voltage supply lines. Komiya do not teaches a compensation voltage generator that generates a compensation voltage with a high state; and

a shift register that sequentially shifts the compensation voltage with a high state to supply the compensation voltage. Morosawa teaches a voltage generator (140) that generates a voltage with a high state (see [0130]); and a shift register (131 b) that sequentially shifts the compensation voltage with a high state (see [0130]).

Therefore, it would have been obvious to one of ordinary skill in the art at time the invention was made to have provided with a voltage generator that generates a

Art Unit: 2629

compensation voltage with a high state; and a shift register that sequentially shifts the voltage with a high state to supply the voltage as taught by Morosawa to the compensation voltage lines of the organic el pixel circuit of Komiya because the shift register of Morosawa would reduce the amount of time required for generation of the drive current, thereby improving the display image quality (see [0012]).

As to claim 5, Morosawa teaches a high state (e.g., high voltage supply, see [0087]) from the shift register and a low state from the shift register (e.g., the clock from the shift register control the data line and each potential set as low potential state, see [0097], [0326]).

As to claim 6, Komiya teaches wherein the scan pulse is supplied to the N-1 th gate line (e.g., gate line 2, see Fig. 5), the control terminal of the driving TFT (e.g., TFT4) is supplied with data (e.g., data line 1) via the switching TFT and the second input terminal is supplied with a compensation voltage (e.g., VEE from the N-1 th compensation voltage supply line). Komiya does not teach a low state. Morosawa teaches low state (see [0097]). Therefore, the combination of Komiya, Kochevar, Gao et al., Miyazawa and Morosawa meets the claimed limitation.

As to claim 7, Komiya and Kochevar teaches wherein when the scan pulse is supplied to the N-1 th gate line (e.g., gate line 1), the bias switch (e.g., 31) supplies a compensation voltage (e.g., VEE at the top) from the N-1 th compensation voltage

Art Unit: 2629

supply line to the control terminal of the driving TFT (TFT4 below from gate line 2) connected to the Nth compensation voltage supply line and a compensation voltage is supplied from the Nth (e.g., VEE below form gate line) compensation voltage supply line to the second input terminal of the driving TFT (see Fig. 5). Komiya does not teach low state and high state. Morosawa teaches low state and high state (see [0097] and [0087] respectively). Therefore, the combination of Komiya, Kochevar, Gao et al, Miyazawa, and Morosawa meets the claimed limitation.

Response to Arguments

 Applicant's arguments with respect to claims1-7 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

 Any inquiry concerning this communication or earlier communications from the examiner should be directed to CALVIN C. MA whose telephone number is (571)270-1713. The examiner can normally be reached on 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Quan-Zhen Wang can be reached on 571-272-3114. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Calvin Ma November 2, 2010 /Quan-Zhen Wang/ Supervisory Patent Examiner, Art Unit 2629